

Fig. 1




Fig. 2




Fig. 3




Fig. 4

Register Memory Map

Register	Target Set A Values	Target Set B Values
Reg X	Reg X _A Definitive	Reg X _B Speculative
Reg Y	Reg Y _A Definitive	Reg Y _B Speculative

3/3

Fig. 5

Register Memory Map

Register	Target Set A Values	Target Set B Values
Reg X	Reg X _A Definitive	Reg X _B Speculative
Reg Y	Reg Y _A Speculative	Reg Y _B Definitive

Fig. 6